Abstract-Implementations of fixed-template Cellular Neural Networks (CNN's) with reduced circuit complexity are presented. Considerable improvements in area without performance degradation have been obtained by: 1) using single-polarity signals that reduce the number of transistors required for signal replication and to generate the pseudo-linear output function; 2) using simple current-mode circuits to implement the output pseudo-linear function; and 3) searching for network parameter configurations that solve a particular application using the proposed circuit implementation with less hardware complexity. Experimental results for a CCD-CNN chip prototype with a density of 230 cells per millimetersquared (mm 2 ) are also reported.
I. INTRODUCTION
The CNN model introduced by Chua and Yang [1] has been widely studied due to its interesting features in performing principally image processing tasks. A CNN is basically an array of locally interconnected analog processing elements, or cells, operating in parallel, whose dynamic behavior is determined by the cell connectivity pattern (neighborhood extent) and a set of configurable parameters.
The time evolution of the state of a cell c c c in an N 2 M-cell CNN is described by the differential equation [1] dx c (t) dt = 0xc(t) + gc(t) = 0xc(t) + n An0cyn(t) + n B n0c u n + 1 1 n; c N: M; n 2 N R (c); jx n (0)j 1; ju n j 1 (1) where n n n denotes a generic cell belonging to the neighborhood of cell u u un n n is the input to the cell n n n, I I I is an offset term, and the matrixes A A A and B B B are called feedback and control templates, respectively.
Depending on the values of the cloning template components, the offset term, and the initial states, the resulting CNN is configured to perform a given processing task on the inputs. Since the publication of the two papers by Chua and Yang [1] a number of VLSI approaches have been proposed to approximate the CNN model as well as other network models inspired by the original one. Test results of various working chips [2] - [12] have also been reported implementing CNN's with either fixed [2] , [5] , [7] , [11] or programmable parameters [3] , [4] , [6] , [8] - [12] . Although programmable implementations offer, in general, a better performance/cost relationship, fixed-template CNN implementations are useful to carry out specific processing tasks on images with a higher pixel density and speed than those allowed by the programmable approach.
In order to reduce the silicon area of fixed-templates CNN implementations, we have considered the following three points: 1) how to rewrite the cell state equation to obtain a simpler circuit implementation; 2) the use of simple circuits to implement the cell components; and 3) the search for new parameter configurations that lead to less circuit complexity for the particular circuit implementation to be used. 
In a similar way, the state equation of the FSR CNN model [4] , [11] can be written as suffers from a strong Early Effect influence that can be reduced, replacing transistor M1 by a cascode configuration. Observe that both limiter circuits may also be used in double-polarity implementations by providing the appropriate shift sources at the limiter input and output. Monte Carlo simulations show a lower cell output error in CNN's with the limiters proposed than using more conventional ones based on differential pairs [2] , [8] , [10] or on cascaded current mirrors [4] - [7] . In the simulations, deviations in the mobility and threshold voltage have been assumed for each transistor with both Gauss and uniform distributions. The values used to estimate the parameter deviation are those given in [13] for transistors of 25 and 9 m 2 .
IV. CNN IMPLEMENTATION
A high density current-mode fixed-template CNN can be implemented using the limiter circuits previously shown to implement the pseudo-linear output function, and current mirrors to obtain and reproduce single-polarity weighted terms [see state equation in (1), (4), and (5)]. FSR-CNN cells for connected component detection (CCD) and for shadow creation using the proposed circuit implementation are shown in Fig. 3 [15] , [16] and Fig. 4 [16] , respectively. To obtain a CCD, the parameter configuration proposed in [14] has been employed. Shadow creation configurations have been proposed in [17] and [18] ; however, higher performance (this is illustrated in the simulation examples of Table I ) and less hardware complexity are obtained using the configuration shown in Fig. 4 . Generalizing, an additional reduction in complexity for the circuit implementation proposed above is obtained using CNN parameter configurations with: a smaller number of parameters, integer and near unity values, a higher number of parameters of equal value, and avoiding the use of template B B B.
A CNN chip for CCD with eight cells based on the circuit in Fig. 3 has been designed, fabricated, and tested [16] . Each cell uses only 16 transistors, with a density of 230 cells per square millimeter [18] (without photosensors) being obtained for the 1.2 m 2m-2p (2m: double metal, 2p: double poly) process of AMS (Austria Mikro Systeme International) using one metal layer for interconnections. If photosensors are included, a cell density of 160 cells per square millimeter is obtained. These densities are better than those obtained in previous current-mode implementations for CCD (designs with double-polarity signals) in [2] (based on differential pairs and cascode current mirrors), [7] and [11] (based on cascode current mirrors). The designs in [2] , [7] , and [11] 
V. CONCLUSIONS
A considerable improvement in area for fixed-template CNN implementation without performance degradation has been obtained by: 1) using single-polarity signals that reduce by approximately half the number of transistors required to obtain weighted terms and the pseudo-linear output function; 2) using simple current-mode circuits to implement the pseudo-linear output function based on two transistors for the FSR-CNN model with unipolar signals; and 3) searching for network parameter configurations for a particular application that require less hardware complexity using the proposed circuit implementation (configuration with fewer nonzero parameters, with integer and near unity values, with a higher number of parameters of equal value; and without using template B). The brief has also shown the particular design and experimental results for a chip with eight cells for CCD based on the circuit implementation proposed. This prototype presents a cell density of 230 cells per mm 2 (16 transistors), improving cell density of previous CCD-CNN implementations in [2] , [7] , and [11] with densities of 31.39 (36 transistors) and 120 (40 transistors) cells per mm 2 , respectively.
